Skip to main content Skip to footer

Design-For-Test (DFT) Engineer

Silicon Engineering Associate Manager | Full time | Experience: 5-10 years
Job No. ATCI-5260796-S1926584 | Bengaluru | Required Skill: Design for Testability (DFT)
立即申请
Project Role : Design-For-Test (DFT) Engineer
Project Role Description : Enable effective post-manufacturing chip testing by integrating testability features during the design phase. Apply DFT methodologies such as scan chains, Built-In Self-Test (BIST), and boundary scan to detect defects and enhance test coverage. Ensure high-quality silicon by collaborating with design and verification teams to optimize for test efficiency and fault isolation.
Must have skills : Design for Testability (DFT)
Good to have skills : NA
Minimum 7.5 year(s) of experience is required
Educational Qualification : 15 years full time education

Summary:
As a Design-For-Test Engineer, you will enable effective post-manufacturing chip testing by integrating testability features during the design phase. Your typical day will involve collaborating with various teams to apply DFT methodologies, ensuring that the designs are optimized for test efficiency and fault isolation, ultimately contributing to the production of high-quality silicon.

Roles & Responsibilities:
- Expected to be an SME.
- Collaborate and manage the team to perform.
- Responsible for team decisions.
- Engage with multiple teams and contribute on key decisions.
- Provide solutions to problems for their immediate team and across multiple teams.
- Develop and implement innovative DFT strategies to enhance test coverage.
- Conduct regular reviews of design specifications to ensure compliance with DFT standards.

Professional & Technical Skills:
- Must To Have Skills: Proficiency in Design for Testability (DFT).
- Strong understanding of scan chain design and implementation.
- Experience with Built-In Self-Test (BIST) methodologies.
- Familiarity with boundary scan techniques and tools.
- Ability to analyze and troubleshoot test coverage issues.

Additional Information:
- The candidate should have minimum 7.5 years of experience in Design for Testability (DFT).
- This position is based at our Bengaluru office.
- A 15 years full time education is required.

15 years full time education

Bengaluru

平等就业机会声明

所有聘用决定均不考虑年龄、种族、信仰、肤色、宗教、性别、国籍、血统、残疾状况、退伍军人身份、性取向、性别认同或表达、基因信息、婚姻状况、公民身份或任何其他受联邦、州或地方法律保护的因素。

求职者在招聘过程中没有义务披露已封存或已删除的定罪或逮捕记录。

埃森哲致力于为我们的男女军人提供退伍军人就业机会。

请阅读埃森哲的招聘和聘用声明,了解更多关于我们在招聘和聘用过程中如何处理您的数据的信息。

We work with one shared purpose: to deliver on the promise of technology and human ingenuity. Every day, more than 775,000 of us help our stakeholders continuously reinvent. Together, we drive positive change and deliver value to our clients, partners, shareholders, communities, and each other.

We believe that delivering value requires innovation, and innovation thrives in an inclusive and diverse environment. We actively foster a workplace free from bias, where everyone feels a sense of belonging and is respected and empowered to do their best work.

At Accenture, we see well-being holistically, supporting our people’s physical, mental, and financial health. We also provide opportunities to keep skills relevant through certifications, learning, and diverse work experiences. We’re proud to be consistently recognized as one of the World’s Best Workplaces™.

Join Accenture to work at the heart of change. Visit us at www.accenture.com.

埃森哲专业领域

软件工程职位:构想、构建、扩展

创建能够推动变革、赋能他人的软件。

了解更多

技术职位:催化变革

获得技术运用的第一手经验,满足客户需求,帮助他们实现彻底变革并采取创新工作方式,从而让世界变得更美好。

了解更多