Silicon Engineering Manager
Silicon Engineering Manager (Accenture LLP; Austin, TX): Accenture LLP has multiple openings for the position of Silicon Engineering Manager in Austin, TX, and the job duties are as follows:
- Contribute to the development of Gate Level Simulation (GLS) TestBench architecture and verification of ASIC design with provided Netlist by developing or enhancing TestBench, running simulation of testcase suites and debugging failures.
- Drive the definition of TestPlan for RTL design through design specification.
- Define, develop, and integrate testcases to successfully verify RTL design using SV/UVM/C/Python languages and methodology.
- Work closely with design and architect engineers to define, develop and integrate required TestBench developments required for the RTL functional verification.
- Define, develop, and integrate functional coverage in the TestBench following Coverage Driven Verification methodology.
- Contribute development of testcases in C language to verify CPU based transactions as per the TestPlan.
- Define, develop, and integrate random constraints that will generate random valid input stimulus during daily testcase regressions.
- Supervise team execution and collaborate with client engineers, vendors, and SoC/SS teams to deliver functional verification requirements in timely manner.
BASIC QUALIFICATIONS:
Must have a bachelor’s degree in Computer Science, Technology, Computer Information Systems, Computer Applications, Engineering, or related field, plus 5 years of progressive post-baccalaureate experience in the IT consulting industry.
Must have 5 years of experience in each of the following:
- Utilizing Hardware Description Languages (HDL), including SystemVerilog and C;
- Utilizing verification methodology including Universal Verification Methodology (UVM);
- Scripting knowledge of Python, Unix, and YAML;
- Working with Gate Level Simulation;
- Leading a team of junior engineers and mentor them;
- Working with industry-standard simulation and debug tools, including VCS, Questa, or Verdi;
- Utilizing computer architecture concepts, including NoC, memories, AMBA bus protocols (AXI, APB, AHB), and cache systems;
- Integrating and configuring third party including, Synopsys, Cadence, Siemens and Verification IPs (VIPs) into TestBench;
- Collaborating across-teams, proactiveness, working in a fast dynamic environment, result oriented, and a great communicator; and
- Project planning experience including resource estimation, negotiating commitments and identifying dependencies.
Must have willingness and ability to travel domestically approximately 80% of the time to meet client needs.
To apply, please click the ‘APPLY’ button.
#LI-DNI
#IND-DNI
Austin, TX
平等就业机会声明
所有聘用决定均不考虑年龄、种族、信仰、肤色、宗教、性别、国籍、血统、残疾状况、退伍军人身份、性取向、性别认同或表达、基因信息、婚姻状况、公民身份或任何其他受联邦、州或地方法律保护的因素。
求职者在招聘过程中没有义务披露已封存或已删除的定罪或逮捕记录。
埃森哲致力于为我们的男女军人提供退伍军人就业机会。
请阅读埃森哲的招聘和聘用声明，了解更多关于我们在招聘和聘用过程中如何处理您的数据的信息。
We work with one shared purpose: to deliver on the promise of technology and human ingenuity. Every day, more than 775,000 of us help our stakeholders continuously reinvent. Together, we drive positive change and deliver value to our clients, partners, shareholders, communities, and each other.
We believe that delivering value requires innovation, and innovation thrives in an inclusive and diverse environment. We actively foster a workplace free from bias, where everyone feels a sense of belonging and is respected and empowered to do their best work.
At Accenture, we see well-being holistically, supporting our people’s physical, mental, and financial health. We also provide opportunities to keep skills relevant through certifications, learning, and diverse work experiences. We’re proud to be consistently recognized as one of the World’s Best Workplaces™.
Join Accenture to work at the heart of change. Visit us at www.accenture.com.